Log in
E-mail
Password
Remember
Forgot password ?
Become a member for free
Sign up
Sign up
New member
Sign up for FREE
New customer
Discover our services
Settings
Settings
Dynamic quotes 
OFFON

MarketScreener Homepage  >  News  >  Companies  >  All News

News : Companies
Latest NewsCompaniesMarketsEconomy & ForexCommoditiesInterest RatesBusiness LeadersFinance ProfessionalsCalendarSectors

Aldec's Active-HDL Verification Capabilities Enhanced to Support SystemVerilog Constructs and UVM

share with twitter share with LinkedIn share with facebook
share via e-mail
0
12/03/2019 | 02:01pm EST

Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has greatly enhanced the verification capabilities of Active-HDL™, the company’s popular Windows-based Integrated Development Environment (IDE) for FPGA design creation and simulation.

These enhancements include the ability to compile and simulate SystemVerilog verification constructs, which in turn makes Active-HDL ideal for use in Universal Verification Methodology (UVM) test environments, and for functional coverage and constrained randomization simulations. In addition, a 64-bit simulation capability has been added by default to selected popular configurations, along with enhancements to Active-HDL’s block diagram and state machine editors.

“Aldec has supported UVM since version 1.0 was approved in 2011,” comments Louie De Luna, Director of Marketing. “We first supported the methodology with our high-end mixed HDL simulator Riviera-PRO, and we’re delighted that our Active-HDL IDE now also supports the latest UVM library as IEEE 1800.2-2017, as this makes life much easier for our users wishing to run third party Verification IP (VIP). Also, in addition to supporting native SystemVerilog verification constructs, VHDL packages can be compiled in such a way they can be used as SystemVerilog packages in the simulator.”

Active-HDL’s Installshield program has also been enhanced, and now supports 4k screens, plus the tool’s GUI has received a makeover; with menu changes, and new icons and dialog boxes.

First launched in 1997, Active-HDL is Aldec’s flagship IDE for FPGA design and verification. Today, the tool’s design flow manager can evoke more than 200 EDA and FPGA tools - during design entry, simulation, synthesis and implementation – and allows design teams to remain within a single environment during the entire FPGA development process. Active-HDL supports industry leading FPGA devices from Intel®, Lattice®, Microsemi™ (Microchip™), Quicklogic®, Xilinx® and more.

Active-HDL 11.1 is now available for download and evaluation.

About Active-HDL

Active-HDL™ is a Windows® based, integrated FPGA Design Creation and Simulation solution for team-based environments. Active-HDL’s Integrated Design Environment (IDE) includes a full HDL and graphical design tool suite and RTL/gate-level mixed-language simulator for rapid deployment and verification of FPGA designs.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.


© Business Wire 2019
share with twitter share with LinkedIn share with facebook
share via e-mail
0
Latest news "Companies"
02:41pALLGEIER : Forecast 2019 and Guidance 2020
PU
02:40pAdvance Gold Closes Second Tranche of Private Placement
NE
02:40pSeven Oaks Community Association Wins 2019 Associa Green Award
GL
02:39pPG&E : stock surges following settlement
AQ
02:37pDIAGEO : Smirnoff Ice Partners With Luxury Home Goods Brand Cremsiffino To Create Must-Have Gifts For This Year's Holiday Gift Exchange
PR
02:36pADIENT : Filings SC 13G/A
PU
02:36pADIENT : Government of Sint Maarten and World Bank Sign US$72 million Grant Agreement for Reconstruction of Princess Juliana Airport
PU
02:32pASSOCIATED BANC : Bank Unveils Rebranding and Redevelopment Plans for New Bank River Center
PR
02:31pNEUROSOFT : Board of Directors calls Extraordinary General Meeting – 09/12/2019
PU
02:19pBig Drugmakers Push Deeper Into Cancer Treatment -- 2nd Update
DJ
Latest news "Companies"