Log in
E-mail
Password
Remember
Forgot password ?
Become a member for free
Sign up
Sign up
New member
Sign up for FREE
New customer
Discover our services
Settings
Settings
Dynamic quotes 
OFFON

MarketScreener Homepage  >  Equities  >  Nasdaq  >  Cadence Design Systems, Inc.    CDNS

CADENCE DESIGN SYSTEMS, INC.

(CDNS)
  Report  
SummaryQuotesChartsNewsRatingsCalendarCompanyFinancialsConsensusRevisions 
News SummaryMost relevantAll newsPress ReleasesOfficial PublicationsSector newsAnalyst Recommendations

Cadence Design : New Cadence UltraLink D2D PHY IP for Die-to-Die Connectivity Enables High-Performance Applications With Cost-Effective Packaging

share with twitter share with LinkedIn share with facebook
share via e-mail
0
11/13/2019 | 10:46am EST

Silicon-proven, high-bandwidth, low-latency interface extends Cadence high-performance computing IP portfolio for AI/ML, 5G, cloud computing and networking

Highlights

  • Silicon proven and prime for customer engagements today
  • Supports multi-chip module SoCs on organic substrates
  • 40Gbps wire speed delivers up to 1Tbps/mm unidirectional bandwidth
  • Achieves better than 10-15 BER without requiring FEC

Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the Cadence® UltraLink D2D PHY IP, a high-performance, low-latency PHY for die-to-die connectivity targeted at the AI/ML, 5G, cloud computing and networking market segments. The UltraLink D2D PHY IP is an enabling technology for chiplet and system-in-package (SiP) applications, which empower system-on-chip (SoC) providers to deliver more customized solutions that offer higher performance and yields while also shortening development cycles and reducing costs through greater IP reuse. For more information, please visit www.cadence.com/go/ultralink.

This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20191113005154/en/

Cadence® Ultralink™ D2D PHY IP 40G Transmit Eye (Graphic: Business Wire)

Cadence® Ultralink™ D2D PHY IP 40G Transmit Eye (Graphic: Business Wire)

The UltraLink D2D PHY IP delivers up to 40Gbps wire speed in an NRZ serial interface, providing up to 1Tbps/mm unidirectional bandwidth. The IP includes built-in de-skew and scrambling/de-scrambling logic to enable easy system integration. Its low wire count of 28 data wires for 1Tbps bandwidth enables easier routing and potentially reduces package cost, whereas alternative solutions can require 30% or more wires. While some existing lower speed die-to-die solutions require a silicon interposer to achieve the same bandwidth, the UltraLink D2D PHY IP offers significant cost advantages by supporting multi-chip modules on organic substrates. This IP features latency as low as 5ns round trip from receiver to transmitter, utilizes standard non-return-to zero (NRZ) coding and achieves better than 10-15 bit error rate (BER) without requiring forward error correction (FEC). The UltraLink D2D PHY IP is silicon proven in an advanced 7nm FinFET process.

“As AI and ML in the cloud pose more aggressive computing demands, Cadence continues to invest in design and interface IP that addresses our customers’ rapidly evolving requirements,” said Rishi Chugh, vice president of product marketing, IP Group at Cadence. “Maximizing data transfer with minimal area and power consumption is paramount. The UltraLink D2D PHY IP is the latest addition to our HPC IP portfolio and a critical new technology delivering high bandwidth, low power and latency while extending Cadence’s ongoing investment to support heterogeneous integrated packaging solutions and designs.”

The Cadence UltraLink D2D PHY IP extends Cadence’s broad high-performance computing (HPC) IP portfolio in support of its Intelligent System Design strategy, enabling SoC design excellence. It is available now for broad customer engagements.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud, data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com.

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.


© Business Wire 2019
share with twitter share with LinkedIn share with facebook
share via e-mail
0
Latest news on CADENCE DESIGN SYSTEMS, IN
12/02CADENCE DESIGN : and National Instruments Enter into Strategic Alliance Agreemen..
BU
11/20CADENCE DESIGN : Named the #1 Technology Company on Investor's Business Daily Li..
BU
11/19CADENCE DESIGN : Cadences Lip-Bu Tan to Present at Wells Fargo TMT Summit in Las..
PU
11/19CADENCE DESIGN : Lip-Bu Tan to Present at Wells Fargo TMT Summit in Las Vegas
BU
11/18CADENCE DESIGN : John Wall to Present at Nasdaq 41st Investor Conference in Lond..
BU
11/14CADENCE DESIGN : UltraLink D2D PHY IP for Die-to-Die Connectivity Enables High-P..
AQ
11/13CADENCE DESIGN : New Cadence UltraLink D2D PHY IP for Die-to-Die Connectivity En..
BU
11/12CADENCE DESIGN : Two Endowed Professorships Created to Support Carnegie Mellon C..
PR
11/06CADENCE DESIGN : Announces Tempus Power Integrity Solution for Signoff Timing-Aw..
BU
10/30CADENCE DESIGN : Presented With Four 2019 TSMC Partner of the Year Awards
BU
More news
Financials (USD)
Sales 2019 2 332 M
EBIT 2019 745 M
Net income 2019 428 M
Finance 2019 423 M
Yield 2019 -
P/E ratio 2019 43,4x
P/E ratio 2020 40,3x
EV / Sales2019 7,74x
EV / Sales2020 6,99x
Capitalization 18 466 M
Chart CADENCE DESIGN SYSTEMS, INC.
Duration : Period :
Cadence Design Systems, Inc. Technical Analysis Chart | MarketScreener
Full-screen chart
Technical analysis trends CADENCE DESIGN SYSTEMS, IN
Short TermMid-TermLong Term
TrendsBearishNeutralBullish
Income Statement Evolution
Consensus
Sell
Buy
Mean consensus OUTPERFORM
Number of Analysts 12
Average target price 74,27  $
Last Close Price 65,81  $
Spread / Highest target 24,6%
Spread / Average Target 12,9%
Spread / Lowest Target -27,1%
EPS Revisions
Managers
NameTitle
Lip Bu Tan Chief Executive Officer & Director
Anirudh Devgan President
John B. Shoven Chairman
John M. Wall Chief Financial Officer & Senior Vice President
Neil Kole Chief Information Officer & Senior Vice President
Sector and Competitors
1st jan.Capitalization (M$)
CADENCE DESIGN SYSTEMS, INC.51.36%18 499
MICROSOFT CORPORATION47.00%1 143 177
ATLASSIAN CORPORATION PLC38.76%30 147
SPLUNK INC.39.84%22 629
SYNOPSYS60.51%20 447
SEA LIMITED227.65%17 182