Log in
E-mail
Password
Remember
Forgot password ?
Become a member for free
Sign up
Sign up
New member
Sign up for FREE
New customer
Discover our services
Settings
Settings
Dynamic quotes 
OFFON

LATTICE SEMICONDUCTOR CORPORATION

(LSCC)
  Report
SummaryQuotesChartsNewsRatingsCalendarCompanyFinancialsConsensusRevisions 
SummaryMost relevantAll NewsAnalyst Reco.Other languagesPress ReleasesOfficial PublicationsSector newsMarketScreener Strategies

Lattice Semiconductor : The Importance of Timing Constraints in FPGA Designs

06/07/2021 | 04:07pm EDT
The Importance of Timing Constraints in FPGA Designs
Posted 06/07/2021 by Eugen Krassin

'The LEC2 Workbench' will be an ongoing series of technical blog posts focused on application development using Lattice products. The posts are authored by FPGA design experts from the Lattice Education Competence Center (LEC2), a complete training and education program designed in close cooperation with Lattice Semiconductor. The training program will include the entire Lattice Semiconductor FPGA and solution stack portfolio, including design tools and methods.

In the early days of chip design, the average low-power FPGA consisted of a few thousand look up tables (LUTs). However, with advances in deep sub-micron manufacturing technology, today's low-power FPGAs can support 100K LUTS or more. These more complex FPGAs combine processors, memory blocks, and other IP (intellectual property) blocks. This added complexity requires a well-structured design flow that is scalable and provides enough flexibility for FPGA designers to define a seamless design methodology.

The primary goal of FPGA development is the design of safe and reliable circuits compliant with the application's performance requirements. Accordingly, one of the most important steps in an FPGA's design cycle is to properly specify and validate the design's timing constraints to ensure they're optimized for the timing and performance requirements for the module. This also applies to unconstrained paths, as a failure to validate them means not only will they not be optimized, they also won't be reported. Fortunately, Lattice Radiant® design software includes the tools FPGA developers need to meet both of these requirements.

Timing Constraints

The basic path type for the specification and verification of timing parameters is the path starting and ending with a clocked element. This type of path can exist in different places in a typical FPGA design. Let's take a look at some examples.

FPGA Input Path (Example 1)

In the example above, the input signals for the FPGA are generated by an external component. In general, the CLKA and CLKB clocks are different.

The Radiant timing constraints editor provides the user with suitable templates that significantly reduce the effort required to enter the parameters.

FPGA Internal Path (Example 2)

The general path type described above is visible in the picture below.

In contrast to Example 1, both the source and destination flip-flops are now inside the FPGA. The difference here is that, apart from the clock specification, no further timing parameters have to be specified, since the internal timing parameter values are already known by the Radiant software. The specification below is usually sufficient.

But there can be exceptions. In the simplest case, timing constraints define the operating frequency for the clock (or clocks) in the system to be developed. However, not all clocks in a design have a timing relationship that can be analyzed in more detail. Asynchronous clocks are an example of this, as it's not possible to precisely determine their phase.

  • Synchronous clocks have a predictable timing/phase relationship. This is usually the case with a primary clock and its derivative clocks, since both are based on a common generation (root) and have a common period.
  • Asynchronous clocks have no predictable timing/phase relationship. This is often the case with different primary bars, and bars derived from them. Asynchronous clocks are based on different roots.

You can set up the relationships between the cycle paths with the help of a constraint file and the declaration of cycle groups. If, for example, two asynchronous clocks (CLKB1 and CKKB2) are used in the FPGA, the following specification could be used.

In a typical FPGA design, we also have to deal with the so-called timing exceptions (also known as a multicycle paths). A timing exception is a result that is only required every other clock cycle. For example, in the diagram below, the signal EN would only be present every second cycle

Another example of a timing exception is the data transfer from a slower to a faster clock system (or vice versa) when both clocks are synchronous. Finally, false paths can also be considered a type of timing exception.

By identifying timing exceptions in advance, the timing engine can focus its efforts on optimizing more critical paths to deliver higher quality results.

FPGA Output Path (Example 3)

In the example above, the FPGA's output signals receive additional processing from an external component. In general, the clocks CLKB and CLKC are different, but they can also be the same.

In this example, the Radiant Timing Constraints Editor provides the user with suitable templates and significantly reduces the effort required to enter the parameters.

Analysis of timing constraints

Radiant software includes a timing analyzer to check the specified timing parameters. The analyzer can create a report showing results and analysis for all specified and unconstrained timing paths. The combination of the Timing Constraints Editor with the Timing Analyzer makes it much easier to optimize the FPGA.

Eugen Krassin is President and Founder of the Lattice Education Competence Center (LEC2)

Share:

Disclaimer

Lattice Semiconductor Corporation published this content on 07 June 2021 and is solely responsible for the information contained therein. Distributed by Public, unedited and unaltered, on 07 June 2021 20:06:02 UTC.


© Publicnow 2021
All news about LATTICE SEMICONDUCTOR CORPORATION
07/27LATTICE SEMICONDUCTOR : sensAI Solution Stack Wins its 6th Industry Award with E..
BU
07/21LATTICE SEMICONDUCTOR : Recognized for 'Leading the Next Wave of FPGA Innovation..
AQ
07/20LATTICE SEMICONDUCTOR : Recognized for “Leading the Next Wave of FPGA Inno..
BU
07/14LATTICE SEMICONDUCTOR : Joins Panel of Industry Experts to Discuss Application D..
BU
07/14LATTICE SEMICONDUCTOR : Joins Panel of Industry Experts to Discuss Application D..
PU
07/09LATTICE SEMICONDUCTOR : CertusPro-NX General-Purpose FPGA to be Available from F..
AQ
07/08LATTICE SEMICONDUCTOR : Schedules Second Quarter 2021 Results Conference Call
BU
07/06LATTICE SEMICONDUCTOR : Announces LEC2 TechWeb Trainings to Help Developers Crea..
BU
07/06LATTICE SEMICONDUCTOR : Cyber Security Trends and Standards in Automotive FPGAs
PU
07/06LATTICE SEMICONDUCTOR : KeyBanc Adjusts Lattice Semiconductor's Price Target to ..
MT
More news
Financials (USD)
Sales 2021 478 M - -
Net income 2021 77,9 M - -
Net Debt 2021 - - -
P/E ratio 2021 103x
Yield 2021 -
Capitalization 7 749 M 7 749 M -
Capi. / Sales 2021 16,2x
Capi. / Sales 2022 14,4x
Nbr of Employees 746
Free-Float 98,4%
Chart LATTICE SEMICONDUCTOR CORPORATION
Duration : Period :
Lattice Semiconductor Corporation Technical Analysis Chart | MarketScreener
Full-screen chart
Technical analysis trends LATTICE SEMICONDUCTOR CORPORATION
Short TermMid-TermLong Term
TrendsNeutralNeutralBullish
Income Statement Evolution
Consensus
Sell
Buy
Mean consensus BUY
Number of Analysts 10
Last Close Price 56,75 $
Average target price 54,78 $
Spread / Average Target -3,48%
EPS Revisions
Managers and Directors
James R. Anderson President, Chief Executive Officer & Director
Sherri Luther Chief Financial Officer & Vice President
David Jeffrey Richardson Chairman
Stephen Douglass Vice President-Research & Development
Glenn O’Rourke Vice President-Global Operations
Sector and Competitors
1st jan.Capi. (M$)
LATTICE SEMICONDUCTOR CORPORATION23.85%7 749
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED9.43%541 784
NVIDIA CORPORATION49.36%489 977
INTEL CORPORATION7.83%217 861
BROADCOM INC.10.57%198 611
TEXAS INSTRUMENTS15.66%175 253