Advanced Semiconductor Engineering, Inc. (ASE), a member of ASE Technology Holding Co., Ltd. (NYSE: ASX, TAIEX: 3711), announced today the industry’s first Fan-Out Chip on Substrate Chip First (FOCoS-CF) with encapsulant-separated redistribution layer (RDL) and Chip Last (FOCoS-CL) semiconductor packaging solution that elevates the performance for High Performance Computing (HPC), under the ASE VIPack™ platform. This progression of fan-out technology offers breakthrough board level reliability and exceptional electrical performance while meeting integration requirements for networking and artificial intelligence applications that demand greater memory and compute power.
The growing demand for high density, high speed, and low latency of chip-to-chip interconnect is driving a new level of packaging innovations such as FOCoS-CF and FOCoS-CL. This combined FOCoS-CF and FOCoS-CL portfolio addresses the limitations of traditional flip-chip packages where a single SoC is assembled on a substrate by enabling multi-chip and chiplet integration where two or more chips can be reconstituted into a fan-out module and then assembled on a substrate. Encapsulant-separated RDL is a chip first technology that helps to address some of the die placement and design rule related issues seen with the traditional reconstituted wafer process technology.
FOCoS-CF using encapsulant-separated RDL enables improved Chip Package Interaction (CPI), lessened mechanical stress risk over the chip edge at RDL, and better high frequency signal integrity. There are also advanced design rule improvements that enable a higher IO density by up to 10x existing by reducing pad pitches, while creating heterogeneous integration opportunities across chips from varying nodes and different fabs.
Data shows that FOCoS-CL is particularly effective for High Bandwidth Memory (HBM) integration, a technology area of growing significance given its ability to optimize power efficiency and space savings. As demand for HBM continues to grow within the HPC, server, and networking markets, FOCoS-CL innovation delivers crucial performance and footprint advantages.
Heterogeneous integration through advanced packaging technology enables chiplet integration with separate designs and different manufacturing process nodes within a single package. It provides advancement for greater system intelligence, better connectivity, and higher performance at a more manageable cost while delivering a compelling value proposition for yield improvement and IP reuse. ASE’s FOCoS portfolio including FOCoS-CF using encapsulant-separated RDL and FOCoS-CL, aligns with market demand as both solutions provide different chips and flip-chip devices to be packaged on a high pin count BGA substrate, allowing the system and package architects to design the optimal package integration solution for their product strategy, value proposition, and time-to-market.
FOCoS packaging technology enables chiplet integration with multiple RDL interconnects up to five layers, a smaller RDL L/S of 1.5/1.5µm, and a large fan-out module size of 34x50mm2. It also provides a wide portfolio integration, such as an application-specific integrated circuit (ASIC) with high-bandwidth memory (HBM) and ASIC with Serdes across many segments of HPC, networking, artificial intelligence/machine learning (AI/ML) and the cloud. Furthermore, FOCoS has demonstrated better electrical performance and lower cost than 2.5D Si TSV because of the elimination of the Si interposer along with reducing parasitic capacitance.
“The magic of FOCoS-CF and FOCoS-CL is that we are able to optimize integration possibilities by scaling the electrical connectivity in fan-out to interconnect multiple different chips, simultaneously achieving both heterogeneous and homogeneous integration where chips are split up and combined within a fan-out package,’” said Dr. C.P. Hung, Vice President of R&D, ASE. He added, “This innovative technology approach is an industry first and provides considerable competitive advantage for our customers in meeting stringent miniaturization, bandwidth, latency, and other evolving design and performance requirements.”
“The semiconductor industry is trending towards chiplet-based architectures that rely on transformative packaging innovations to deliver critical power and performance requirements,” commented Yin Chang, ASE’s Senior Vice President of Sales & Marketing. He continued, “As industry leader, ASE brings advanced packaging inclusion to the table by offering a broad portfolio of system integration technologies, including FOCoS-CF and FOCoS-CL, under our VIPack™ platform, geared towards enabling the world’s foremost applications such as HPC, artificial intelligence, 5G, and automotive.”
ASE’s FOCoS-CF and FOCoS-CL technologies feature within VIPack™, a scalable platform available now that is expanding in alignment with industry roadmaps.
About ASE, Inc.
ASE, Inc. is the leading global provider of semiconductor manufacturing services in assembly and test. Alongside a broad portfolio of established assembly and test technologies, ASE is also delivering innovative advanced packaging and system-in-package solutions to meet growth momentum across a broad range of end markets, including 5G, AI, Automotive, High-Performance Computing. and more. To learn about our advances in SiP, Fan-out, MEMS & Sensor, Flip Chip, and 2.5D, 3D & TSV technologies, all ultimately geared towards applications to improve lifestyle and efficiency, please visit: aseglobal.com or follow us on Twitter: @aseglobal.
View source version on businesswire.com: https://www.businesswire.com/news/home/20221103005073/en/